Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference15 articles.
1. R. Anglada and A. Rubio, ?Logic Fault Model for Crosstalk Interferences in Digital Circuits,? International Journal of Electronics, vol. 67, no. 3, pp. 423?425, 1989.
2. W. Chen, S.K. Gupta, and M.A. Breuer, ?Test Generation in VLSI Circuits for Crosstalk Noise,? in Proc. IEEE International Test Conference, 1998, pp. 641?650.
3. W.-Y. Chen, S.K. Gupta, and M.A. Breuer, ?Test Generation for Crosstalk-Induced Delay in Integrated Circuits,? in Proc. IEEE International Test Conference, 1999, pp. 191?200.
4. W.-Y. Chen, S. K. Gupta, and M.A. Breuer, ?Test Generation for Crosstalk-Induced Faults: Framework and Computational Results,? Journal of Electronic Testing: Theory and Applications, vol. 18, no. 1, pp. 17?28, 2002.
5. K.-T. Cheng and H.-C. Chen, ?Classification and Identification of Nonrobust Untestable Path Delay Faults,? IEEE Transactions on Computer-Aided Design of Integrated Circuits and System, vol. 15, no. 8, pp. 845?853, 1996.
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. ATPG for Crosstalk Delay Faults Using Multi-objective Genetic Algorithm;Test Generation of Crosstalk Delay Faults in VLSI Circuits;2018-09-21
2. Test Generation Algorithms for Crosstalk Faults;Test Generation of Crosstalk Delay Faults in VLSI Circuits;2018-09-21
3. Automatic Test Pattern Generation;Electronic Design Automation for IC System Design, Verification, and Testing;2016-04-14
4. Path Delay Test Generation Toward Activation of Worst Case Coupling Effects;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2011-11
5. VLSI interconnects and their testing: prospects and challenges ahead;Journal of Engineering, Design and Technology;2011-03-29