1. Aniket, R. Arunachalam, A novel algorithm for testing crosstalk induced delay faults in VLSI circuits, in Proceedings of International Conference on VLSI Design (2005), pp. 479–484
2. M.C. Bhuvaneswari, S. Jayanthy, Cross-talk delay fault test generation, in Application of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems (2015). ISBN 978-81-322-1958-3
3. K. Deb, Multi-objective Optimization Using Evolutionary Algorithms (Wiley, 2002)
4. P. Girard, Survey of low-power testing of VLSI circuits. IEEE Des. Test Comput., 82–92 (2002)
5. S. Jayanthy, M.C. Bhuvaneswari, Simulation based ATPG for crosstalk delay faults in VLSI circuits using genetic algorithm. ICGST Int. J. Artif. Intell. Mach. Learn. AIML 9(2), 11–17 (2009)