Affiliation:
1. Department of Mechanical Engineering, Stanford University, CA 94305-3030
Abstract
The performance and reliability of microdevices can be strongly influenced by the peak temperature rise and spatial temperature distribution during brief electrical overstress (EOS) phenomena, which can occur at sub-microsecond time scales. The present study investigates short-time-scale laser reflectance thermometry of micro devices by examining the impact of passivation overlayers on the thermoreflectance signal and by demonstrating a calibration method suitable for metallization. This manuscript also describes a scanning laser thermometry facility that captures temperature fields in microdevices with 10 ns temporal resolution and 1 μm spatial resolution. The facility combines scanning laser optics with electrical stressing capability to allow simultaneous interrogation of the thermal and electrical behavior of devices. Data show the transient temperature distribution along the drift region of silicon-on-insulator (SOI) power transistors and along metal interconnects subjected to brief electrical stresses. The theory and experimental capability developed in this study are useful for studying short-time-scale thermal phenomena in microdevices and verifying models employed for their simulation.
Subject
Mechanical Engineering,Mechanics of Materials,Condensed Matter Physics,General Materials Science
Reference45 articles.
1. Abid
R.
, MisereyF., and MezrouaF.-Z., 1996, “Effet de la Tempe´rature sur la Re´flectivite´ du Silicium Oxyde´: De´termination Expe´rimentale de la Sensibilite´ Relative; Application a` la Mesure sans Contact de la Tempe´rature a` la Surface d’un Thyristor GTO en Commutation,” J. de Phys. III, Vol. 6, pp. 279–300.
2. Amerasekera, A., and Duvvury, C., 1995, ESD in Silicon Integrated Circuits, Wiley, Chichester.
3. Arnold
E.
, 1994, “Silicon-on-Insulator Devices for High Voltage and Power IC Applications,” J. Electrochem. Soc., Vol. 141, pp. 1983–1988.
4. Arnold, E., Pein, H., and Herko, S. P., 1994, “Comparison of Self-Heating Effects in Bulk-Silicon and SOI High-Voltage Devices,” IEDM Technical Digest, pp. 813–816.
5. Banerjee, K., Amerasekera, A., and Hu, C., 1996, “Characterization of VLSI Interconnect Heating and Failure Under ESD Conditions,” Proc. Int. Reliab. Phys. Symp., pp. 237–245.
Cited by
45 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献