Affiliation:
1. Cisco Systems, Inc., San Jose, CA 95134 e-mail:
Abstract
A printed circuit board (PCB) comprises a solid piece of dielectric material with embedded layers of current carrying metal traces and vias. Geometric features of these metal traces and vias in modern PCBs are highly nonuniform and complicated such that the card level or system level numerical simulations by using the actual trace and via geometries are computationally expensive. The present study investigates the effects of Joule heating in current carrying traces on the temperature distribution of PCBs by conducting one-way and two-way direct current (DC) electric and computational fluid dynamics (CFD) simulations. DC electric field simulations are performed to determine the power map of trace layers which are modeled as planar heat generating sources by using the temperature-dependent electrical conductivity of the metal trace. The power distribution varies with the implemented size and power thresholds. Thermal conductivity map of the PCB is determined by using the electronic computer-aided design (ECAD) images of the individual layers. By using these planar source and thermal conductivity maps, CFD simulations are conducted to determine the resulting temperature distribution on the board. A methodology is developed and applied to a sample, complex PCB, and the generated results are compared with those of the previous studies and conventional models. The computational data show that the temperature distributions over the PCB and its mounted components experience large variations based on the implemented thermal conductivity mapping and the Joule heating modeling technique.
Subject
Electrical and Electronic Engineering,Computer Science Applications,Mechanics of Materials,Electronic, Optical and Magnetic Materials
Reference32 articles.
1. Resistance Extraction From Mask Layout Data;IEEE Trans. Comput. Aided Des. Integr. Circuit Syst.,1983
2. Vithayathil, A., Hu, X., and White, J., 2003, “Substrate Resistance Extraction Using a Multi-Domain Surface Integral Formulation,” International Conference on Simulation of Semiconductor Processes and Devices (SISPAD 2003), Boston, MA, Sept. 3–5, SISPAD, pp. 323–326.10.1109/SISPAD.2003.1233702
3. Efficient Direct Boundary Element Method for Resistance Extraction of Substrate With Arbitrary Doping Profile;IEEE Trans. Comput. Aided Des. Integr. Circuit Syst.,2006
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献