1. [1] "Assembly and Packaging," International Technology Roadmap for Semiconductors, pp. 22-27, 2009.
2. [2] T. F. Yang, K. S. Kao, R. C. Chen, J. Y. Chang, and C. J. Zhan, "Development of Wafer-Level Underfill Bonding Process for 3D Chip Stacking," ICEP2011 Proceedings, pp. 74-81, 2011.
3. [3] H. Noma, Y. Oyama, H. Nishiwaki, M. Takami, T. Takatani, K. Toriyama, and Y. Orii, "Wettability and Reliability for Double-Sided Assembly with Chip Connection (C2) Flip-Chip Technology," Transaction of The Japan Institute of Electronics Packaging, Vol. 2, No. 1, pp. 85-90, 2009.
4. [4] B. A. Appelt, T. H. Wang, Y. S. Lai, and H. Chung, "Next Generation fcCSP Packaging," ICEP2011 Proceedings, pp. 426-439, 2011.
5. [5] M. Ishida, Y. Orii, K. Sakuma, and F. Yamada, "Prospective Flip Chip Assembly Technology in Semiconductor Package," Journal of the Japan Institute of Electronics Packaging, Vol. 12, No. 4, pp. 292-300, 2009.