1. 1) “International Technology Roadmap for Semiconductors 2007 Edition Assembly and Packaging”
2. 2) 松瀬秀作,田中正浩,石田光也:"SoC開発講座",丸善,2006
3. 3) Y. Yoneda et al.: “A Novel Flip Chip Bonding Technology Using Au Stud Bump and Lead-Free Solder”, Pan-Pacific Conference, 1999
4. 4) Y. Orii, H. Mori, K. Toriyama and S. Fujiuchi: IMC2000, pp. 408-413 (2000)
5. 5) Y. Orii, K. Toriyama, Y. Oyama and T. Nishio: “Ultrathin SiP/PoP Technologies using 50 μm pitch C4 interconnections”, Proceedings of the International Conference on Electronics Packaging, Apr. 2007, pp. 66–71