Publisher
Japan Institute of Electronics Packaging
Subject
Electrical and Electronic Engineering
Reference6 articles.
1. 1) M. Kawano, S. Uchiyama, et al.: “A 3D Packaging Technology for 4 Gbit Stacked DRAM with 3 Gbps Data Transfer,” IEDM 2006, pp. 581–584
2. 3) M. Kawano, N. Takahashi, et al.: “Low-Cost TSV Process Using Electroless Ni Plating for 3D Stacked DRAM,” ECTC 2010, pp. 1094–1099
3. 4) Y. Kurita, K. Soejima, et al.: “A Novel SMAFTI Package for Inter-Chip Wide-Band Data Transfer,” ECTC 2006, pp. 289–297
4. 5) N. Motohashi, T. Kimura, et al.: “System in Wafer-Level Package Technology with RDL-First Process,” ECTC 2011, pp. 59–64
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献