A 112.5Gb/s ADC-DSP-Based PAM-4 Long-Reach Transceiver with >50dB Channel Loss in 5nm FinFET-Reference-Cited by-同舟云学术

A 112.5Gb/s ADC-DSP-Based PAM-4 Long-Reach Transceiver with >50dB Channel Loss in 5nm FinFET

Published:2022-02-20 Issue: Volume: Page:
ISSN:
Container-title:2022 IEEE International Solid- State Circuits Conference (ISSCC)
language:
Short-container-title:

Author:

Guo Z.¹,Mostafa A.¹,Elshazly A.¹,Chen B.¹,Wang B.¹,Han C.¹,Wang C.¹,Zhou D.¹,Visani D.¹,Hsiao E.¹,Chu F.¹,Lu F.¹,Cui G.¹,Zhang H.¹,Wang H.¹,Zhao H.¹,Lin J.¹,Gu J.¹,Luo L.²,Jiang L.¹,Singh M.¹,Gambhir M.¹,Hasan M.¹,Wu M.¹,Yoo M. J.¹,Liu P.¹,Kollu S.¹,Ye T.²,Zhao X.²,Yang X.¹,Han X.¹,Huang Y.¹,Sun Y.¹,Yu Z.¹,Jiang Z. H.¹,Adal Z.¹,Yan Z.¹

Affiliation:

1. Marvell,Santa Clara,CA

2. Marvell,Shanghai,China

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9731529/9731102/09731650.pdf?arnumber=9731650

Reference5 articles.

1. 8.4 A 116Gb/s DSP-Based Wireline Transceiver in 7nm CMOS Achieving 6pJ/b at 45dB Loss in PAM-4/Duo-PAM-4 and 52dB in PAM-2

2. 8.5 A Scalable Adaptive ADC/DSP-Based 1.25-to-56Gbps/112Gbps High-Speed Transceiver Architecture Using Decision-Directed MMSE CDR in 16nm and 7nm

3. 8.7 A 112Gb/s ADC-DSP-Based PAM-4 Transceiver for Long-Reach Applications with >40dB Channel Loss in 7nm FinFET

4. A 460mW 112Gb/s DSP-Based Transceiver with 38dB Loss Compensation for Next-Generation Data Centers in 7nm FinFET Technology;ali;ISSCC,2020

5. 6.1 A 112Gb/s PAM-4 Long-Reach Wireline Transceiver Using a 36-Way Time-Interleaved SAR-ADC and Inverter-Based RX Analog Front-End in 7nm FinFET

Cited by 25 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. An SNR-Enhanced 8-Ary (SNRE-8) Modulation Technique for Wireline Transceivers Using Pulse Width, Position, and Amplitude Modulation;IEEE Journal of Solid-State Circuits;2024-08

2. A DAC/ADC-Based Wireline Transceiver Datapath Functional Verification on RFSoC Platform;IEEE Transactions on Circuits and Systems II: Express Briefs;2024-07

3. A high-output-swing 64-Gb/s PAM-4 transmitter with a 4-tap hybrid FFE in 28-nm CMOS;IEICE Electronics Express;2024-04-10

4. A 7 GHz ERBW 1.1 GS/s 6-bit PVT Tolerant Asynchronous Charge-Injection SAR With Only 8.5 fF Input Capacitance in 28 nm CMOS;IEEE Journal of Solid-State Circuits;2024-03

5. 7.2 A 224Gb/s sub pJ/b PAM-4 and PAM-6 DAC-Based Transmitter in 3nm FinFET;2024 IEEE International Solid-State Circuits Conference (ISSCC);2024-02-18