6.1 A 112Gb/s PAM-4 Long-Reach Wireline Transceiver Using a 36-Way Time-Interleaved SAR-ADC and Inverter-Based RX Analog Front-End in 7nm FinFET-Reference-Cited by-同舟云学术

6.1 A 112Gb/s PAM-4 Long-Reach Wireline Transceiver Using a 36-Way Time-Interleaved SAR-ADC and Inverter-Based RX Analog Front-End in 7nm FinFET

Published:2020-02 Issue: Volume: Page:
ISSN:
Container-title:2020 IEEE International Solid- State Circuits Conference - (ISSCC)
language:
Short-container-title:

Author:

Im Jay,Zheng Kevin,Chou Adam,Zhou Lei,Kim Jae Wook,Chen Stanley,Wang Yipeng,Hung Hao-Wei,Tan KeeHian,Lin Winson,Roldan Arianne,Carey Declan,Chlis Ilias,Casey Ronan,Bekele Ade,Cao Ying,Mahashin David,Ahn Hong,Zhang Hongtao,Frans Yohan,Chang Ken

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9046640/9062887/09063081.pdf?arnumber=9063081

Cited by 52 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A DAC/ADC-Based Wireline Transceiver Datapath Functional Verification on RFSoC Platform;IEEE Transactions on Circuits and Systems II: Express Briefs;2024-07

2. FPGA Implementation of Sequence Detector for High-Speed PAM4 Wireline Transceiver;Proceedings of the Great Lakes Symposium on VLSI 2024;2024-06-12

3. A 4×4 MIMO Discrete Multitone Wireline Transceiver With Far-End Crosstalk Cancellation For ADC-Based High-Speed Serial Links;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

4. 7.7 A 2.16pJ/b 112Gb/s PAM-4 Transceiver with Time-Interleaved 2b/3b ADCs and Unbalanced Baud-Rate CDR for XSR Applications in 28nm CMOS;2024 IEEE International Solid-State Circuits Conference (ISSCC);2024-02-18

5. 22.5 A 42GS/s 7b 16nm Massively Time-Interleaved Slope-ADC;2024 IEEE International Solid-State Circuits Conference (ISSCC);2024-02-18