A 73.53TOPS/W 14.74TOPS Heterogeneous RRAM In-Memory and SRAM Near-Memory SoC for Hybrid Frame and Event-Based Target Tracking-Reference-Cited by-同舟云学术

A 73.53TOPS/W 14.74TOPS Heterogeneous RRAM In-Memory and SRAM Near-Memory SoC for Hybrid Frame and Event-Based Target Tracking

Published:2023-02-19 Issue: Volume: Page:
ISSN:
Container-title:2023 IEEE International Solid- State Circuits Conference (ISSCC)
language:
Short-container-title:

Author:

Chang Muya¹,Lele Ashwin Sanjay¹,Spetalnick Samuel D.¹,Crafton Brian¹,Konno Shota¹,Wan Zishen¹,Bhat Ashwin¹,Khwa Win-San²,Chih Yu-Der³,Chang Meng-Fan²,Raychowdhury Arijit¹

Affiliation:

1. Georgia Institute of Technology,Atlanta,GA

2. TSMC Corporate Research,Hsinchu,Taiwan

3. TSMC Design Technology,Hsinchu,Taiwan

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/10067248/10067251/10067544.pdf?arnumber=10067544

Reference6 articles.

1. 7.6 A 65nm 236.5nJ/Classification Neuromorphic Processor with 7.5% Energy Overhead On-Chip Learning Using Direct Spike-Only Feedback

2. A 40nm 60.64TOPS/W ECC-Capable Compute-in-Memory/Digital 2.25MB/768KB RRAM/SRAM System with Embedded Cortex M3 Microprocessor for Edge Recommendation Systems

3. Neuro-CIM: A 310.4 TOPS/W Neuromorphic Computing-in-Memory Processor with Low WL/BL activity and Digital-Analog Mixed-mode Neuron Firing;kim;IEEE Symp VLSI Circuits Tech Dig,2022

4. A 3.43 TOPS/W 48.9 pJ/Pixel 50.1 nJ/Classification 512 Analog Neuron Sparse Coding Neural Network with On-Chip Learning and Classification in 40nm CMOS;buhler;IEEE Symp VLSI Circuits,2017

5. 15.4 A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPS/W for Multibit MAC Computing for Tiny AI Edge Devices

Cited by 19 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Benchmarking Test-Time DNN Adaptation at Edge with Compute-In-Memory;ACM Journal on Autonomous Transportation Systems;2024-07-23

2. Sparsity-Aware In-Memory Neuromorphic Computing Unit With Configurable Topology of Hybrid Spiking and Artificial Neural Network;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-06

3. Accelerating BPTT-Based SNN Training with Sparsity-Aware and Pipelined Architecture;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

4. Towards Cognitive AI Systems: Workload and Characterization of Neuro-Symbolic AI;2024 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS);2024-05-05

5. MulBERRY: Enabling Bit-Error Robustness for Energy-Efficient Multi-Agent Autonomous Systems;Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2;2024-04-27