13.5 A 128Gb 1b/Cell 96-Word-Line-Layer 3D Flash Memory to Improve Random Read Latency with tPROG=75µs and tR=4µs-Reference-Cited by-同舟云学术

13.5 A 128Gb 1b/Cell 96-Word-Line-Layer 3D Flash Memory to Improve Random Read Latency with tPROG=75µs and tR=4µs

Published:2020-02 Issue: Volume: Page:
ISSN:
Container-title:2020 IEEE International Solid- State Circuits Conference - (ISSCC)
language:
Short-container-title:

Author:

Kouchi Toshiyuki,Kumazaki Noriyasu,Yamaoka Masashi,Bushnaq Sanad,Kodama Takuyo,Ishizaki Yuki,Deguchi Yoko,Sugahara Akio,Imamoto Akihiro,Asaoka Norichika,Isomura Ryosuke,Handa Takaya,Sato Junichi,Komai Hiromitsu,Okuyama Atsushi,Kanagawa Naoaki,Kajiyama Yasufumi,Terada Yuri,Ohnishi Hidekazu,Yabe Hiroki,Hsu Cynthia,Kakoi Mami,Yoshihara Masahiro

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9046640/9062887/09063154.pdf?arnumber=9063154

Cited by 14 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Novel Multi-Level Coding and Architecture Enabling Fast Random Access for Flash Memory;2024 IEEE International Memory Workshop (IMW);2024-05-12

2. CPF: A Cross-Layer Prefetching Framework for High-Density Flash-Based Storage;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25

3. A 6.4-Gb/s/pin nand Flash Memory Multichip Package Employing a Frequency Multiplying Bridge Chip for Scalable Performance and Capacity Storage Systems;IEEE Solid-State Circuits Letters;2024

4. Critical Data Backup with Hybrid Flash-Based Consumer Devices;ACM Transactions on Architecture and Code Optimization;2023-12-15

5. A 6.4Gbps/pin NAND Flash Memory Multi-Chip Package Employing a Frequency Multiplying Bridge Chip for Scalable Performance and Capacity Storage Systems;2023 IEEE Asian Solid-State Circuits Conference (A-SSCC);2023-11-05