Author:
Hanumolu P.K.,Brownlee M.,Mayaram K.,Moon U.-K.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
93 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Comprehensive analysis of linear phase frequency detectors in phase-locked loops;AEU - International Journal of Electronics and Communications;2024-05
2. Design of Synthesizable Digital Phase Locked Loops;IPSJ Transactions on System and LSI Design Methodology;2024
3. Stability Limited PLL bandwidth Derivation using Impulse Invariance Method;2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS);2023-12-04
4. A Fast Lock-In Time, Capacitive FIR-Filter-Based Clock Multiplier with Input Clock Jitter Reduction;Electronics;2023-03-17
5. A 105-525MHz Integer-N Phase-Locked Loop in Indigenous SCL 180nm CMOS;2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID);2023-01