23.2 A 1.1V 1ynm 6.4Gb/s/pin 16Gb DDR5 SDRAM with a Phase-Rotator-Based DLL, High-Speed SerDes and RX/TX Equalization Scheme-Reference-Cited by-同舟云学术

23.2 A 1.1V 1ynm 6.4Gb/s/pin 16Gb DDR5 SDRAM with a Phase-Rotator-Based DLL, High-Speed SerDes and RX/TX Equalization Scheme

Published:2019-02 Issue: Volume: Page:
ISSN:
Container-title:2019 IEEE International Solid- State Circuits Conference - (ISSCC)
language:
Short-container-title:

Author:

Kim Dongkyun,Park Minsu,Jang Sungchun,Song Jun-Yong,Chi Hankyu,Choi Geunho,Choi Sunmyung,Kim Jaeil,Kim Changhyun,Kim Kyungwhan,Koo Kibong,Song Seonghwi,Kim Yongmi,Lee Dong Uk,Lee Jaein,Kim Daesuk,Kwon Kihun,Han Minsik,Choi Byeongchan,Kim Hongjung,Ku Sanghyun,Kim Yeonuk,Kim Jongsam,Kim Sanghui,Seo Youngsuk,Oh Seungwook,Im Dain,Kim Haksong,Choi Jonghyuck,Chung Jinil,Lee Changhyun,Lee Yongsung,Cho Joo-Hwan,Chun Junhyun,Oh Jonghoon

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/8656625/8662285/08662320.pdf?arnumber=8662320

Cited by 23 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 13-Gb/s Single-Ended NRZ Receiver With 1-Sample Per 2-UI Using Data Edge Sampling for Memory Interfaces;IEEE Transactions on Circuits and Systems II: Express Briefs;2024-07

2. A 28/56 Gb/s NRZ/PAM-4 dual-mode transceiver with 1/4 rate reconfigurable 4-tap FFE and half-rate slicer in a 28-nm CMOS;Journal of Semiconductors;2024-06-01

3. A 60-Gb/s 1.2-pJ/bit 1/4-Rate PAM-4 Receiver With a Jitter Compensation CDR;IEEE Journal of Solid-State Circuits;2024-02

4. Rowhammer Attacks in Dynamic Random-Access Memory and Defense Methods;Sensors;2024-01-17

5. GRONA : A Framework for Gather-and-Reduce On Near-Memory Accelerators;2023 IEEE 16th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2023-12-18