A Novel Glitch-Free Integrated Clock Gating Cell for High Reliability
Author:
Noor Tasnuva,Salman Emre
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. SET and SEU Hardened Clock Gating Cell;2023 38th Conference on Design of Circuits and Integrated Systems (DCIS);2023-11-15
2. Analysis of power in logic circuits using various clock-gating techniques;INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES AND APPLICATIONS (ICSTA 2022);2023
3. Integrated Clock Gating Analysis of TG Based D Flip-Flop for Different Technology Nodes;Lecture Notes in Electrical Engineering;2021-12-14