Modelling of vertical and ferroelectric junctionless technology for efficient 3D neural network compute cube dedicated to embedded artificial intelligence-Reference-Cited by-同舟云学术

Modelling of vertical and ferroelectric junctionless technology for efficient 3D neural network compute cube dedicated to embedded artificial intelligence

Published:2021-12-11 Issue: Volume: Page:
ISSN:
Container-title:2021 IEEE International Electron Devices Meeting (IEDM)
language:
Short-container-title:

Author:

Maneux C.¹,Mukherjee C.¹,Deng M.¹,Dubourg M.¹,Reveil L.¹,Bordea G.¹,Lecestre A.²,Larrieu G.²,Trommer J.³,Breyer E.T.³,Slesazeck S.³,Mikolajick T.³,Baumgartner O.⁴,Karner M.⁴,Pirker D.⁴,Stanojevic Z.⁴,Atienza David⁵,Levisse A.⁵,Ansaloni G.⁵,Poittevin A.⁶,Bosio A.⁶,Deleruyelle D.⁶,Marchand C.⁶,O'Connor I.⁶

Affiliation:

1. IMS, University of Bordeaux, UMR CNRS 5218, Bordeaux INP,Talence,France

2. LAAS-CNRS, UPR 8001, CNRS, Université de Toulouse,Toulouse,France

3. gGmbH,NaMLab,Dresden,Germany

4. Global TCAD Solutions GmbH,Vienna,Austria

5. EPFL,Lausanne,Switzerland

6. INL, University of Lyon, CNRS UMR 5270, Ecole Centrale de Lyon,Ecully,France

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9720433/9720494/09720572.pdf?arnumber=9720572

Reference10 articles.

1. Explicit continuous models of drain current, terminal charges and intrinsic capacitance for a long-channel junctionless nanowire transistor

2. Optimizing Inference Performance of Transformers on CPUs;dice;ArXiv,2021

3. �ber die magnetische Nachwirkung

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Understanding the Substrate Effect on De-embedding Structures Fabricated on SOI Wafers Using Electromagnetic Simulation;2024 IEEE 36th International Conference on Microelectronic Test Structures (ICMTS);2024-04-15

2. 3-D Logic Circuit Design-Oriented Electrothermal Modeling of Vertical Junctionless Nanowire FETs;IEEE Journal on Exploratory Solid-State Computational Devices and Circuits;2023-12

3. Nanoscale Thermal Transport in Vertical Gate-All-Around Junctionless Nanowire Transistors—Part I: Experimental Methods;IEEE Transactions on Electron Devices;2023-12

4. Electrothermal modeling of junctionless vertical Si nanowire transistors for 3D logic circuit design;ESSDERC 2023 - IEEE 53rd European Solid-State Device Research Conference (ESSDERC);2023-09-11

5. Single Transistor Analog Building Blocks: Exploiting Back-Bias Reconfigurable Devices;2023 21st IEEE Interregional NEWCAS Conference (NEWCAS);2023-06-26