Author:
Goto G.,Inoue A.,Ohe R.,Kashiwakura S.,Mitarai S.,Tsuru T.,Izawa T.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
46 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Low-Power, High-Speed, and Area-Efficient Multiplier Based on the PTL Logic Style;IEEE Transactions on Circuits and Systems II: Express Briefs;2024-07
2. Reducing Energy Consumption of Wakeup Logic through Double-Stage Tag Comparison;IEICE Transactions on Information and Systems;2022-02-01
3. EasyMAC: Design Exploration-Enabled Multiplier-Accumulator Generator Using a Canonical Architectural Representation: (Invited Paper);2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC);2022-01-17
4. Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2020-09
5. SWQUE;Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture;2019-10-12