Author:
Metra Cecilia,Rossi Daniele,Mak T.m.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science,Software
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Reliable Power Gating With NBTI Aging Benefits;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2016-08
2. Low-Cost On-Chip Clock Jitter Measurement Scheme;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2015-03
3. Clock Faults Induced Min and Max Delay Violations;Journal of Electronic Testing;2013-12-15
4. New Design for Testability Approach for Clock Fault Testing;IEEE Transactions on Computers;2012-04
5. Low-Cost Dynamic Compensation Scheme for Local Clocks of Next Generation High Performance Microprocessors;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2011-12