Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path-Reference-Cited by-同舟云学术

Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path

Published:2015-04 Issue:4 Volume:23 Page:619-630
ISSN:1063-8210
Container-title:IEEE Transactions on Very Large Scale Integration (VLSI) Systems
language:
Short-container-title:IEEE Trans. VLSI Syst.

Author:

Xia Zhengfan,Hariyama Masanori,Kameyama Michitaka

Funder

Ministry of Education, Culture, Sports, Science and Technology

Ministry of Economy, Trade and Industry, through the Research and Development Subsidiary Program for Promotion of Academia-industry Cooperation

VLSI Design and Education Center

University of Tokyo through STARC, e-Shuttle Inc., Fujitsu Ltd., Cadence Design Systems Inc., Synopsys Inc., and Mentor Graphics Inc

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

Cited by 20 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

3. A Design of BNN Accelerator using Gate-level Pipelined Self-Synchronous Circuit;2023 International Conference on IC Design and Technology (ICICDT);2023-09-25

4. Asynchronous Circular Buffers based on FIFO for Network on Chips;2023 International Conference on Circuit Power and Computing Technologies (ICCPCT);2023-08-10