A Drain Current and Transconductance Analytical Model for Symmetric Double Gate Junctionless FENT-Reference-Cited by-同舟云学术

A Drain Current and Transconductance Analytical Model for Symmetric Double Gate Junctionless FENT

Published:2020-12 Issue: Volume:65 Page:39-50
ISSN:1661-9897
Container-title:Journal of Nano Research
language:
Short-container-title:JNanoR

Author:

Bora N.¹^ORCID,Deka N.¹,Subadar R.¹

Affiliation:

1. North Eastern Hill University (A Central University of India)

Abstract

This paper presents an analytical model of various electrical parameters for an ultra thin symmetric double gate (SDG) junctionless field effect nanowire transistor (JLFENT). The model works for all the regions of operation of the nanowire transistor without using any fitting parameter. The surface potential is derived based on the solutions of Poisson’s and current continuity equations by using appropriate boundary conditions. The Pao–Sah double integral was used to obtain the drain current, transconductance and drain conductance. The results obtained from analytical model are validated by comparing with GENIUS 3D TCAD simulations. The simplicity of the model makes it appropriate to be a SPICE compatible model.

Publisher

Trans Tech Publications, Ltd.

Link

https://www.scientific.net/JNanoR.65.39.pdf

Reference20 articles.

1. J. P. Colinge, C. W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, Blake, A. Blake, M. White, A. M. Kelleher, B. McCarthy, and R. Murphy, Nanowire transistors without junctions,, Nat. Nanotechnol., vol. 5, no. 3, p.225–229, (2010).

2. H. C. Lin, C. I. Lin, and T. Y. Huang, Characteristics of n-Type junctionless poly-Si thin-film transistors with an ultrathin channel,, IEEE Electron Device Lett., vol. 33, no. 1, p.53–55, (2012).

3. C. W. Lee, A. N. Nazarov, I. Ferain, N. D. Akhavan, R. Yan, P. Razavi, R. Yu, R. T. Doria, and J. P. Colinge, Low subthreshold slope in junctionless multigate transistors,, Appl. Phys. Lett., vol. 96, no. 10, p.10–12, (2010).

4. C. J. Su, T. I. Tsai, Y. L. Liou, Z. M. Lin, H. C. Lin, and T. S. Chao, Gate-all-around junctionless transistors with heavily doped polysilicon nanowire channels,, IEEE Electron Device Lett., vol. 32, no. 4, p.521–523, (2011).

5. A. Kranti, R. Yan, C. W. Lee, I. Ferain, R. Yu, N. D. Akhavan, P. Razavi, and J. P. Colinge, Junctionless nanowire transistor (JNT): Properties and design guidelines,, in 2010 Proceedings of the European Solid State Device Research Conference, ESSDERC 2010, (2010).

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Performance Analysis of 3-D Parallel Gated Junctionless Field Effect Nanowire Transistor;Intelligent Computing Techniques for Smart Energy Systems;2022