Affiliation:
1. Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academic of Science and with the Graduate University of Chinese Academic of Sciences
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference15 articles.
1. [1] International Technology Roadmap for Semiconductor. http://www.itrs.net/Links/2008ITRS/Home2008.htm
2. Statistical Timing Analysis: From Basic Principles to State of the Art
3. [3] A. Agarwal, F. Dartu, and D. Blaauw, “Statistical gate delay model considering multiple input switching, ” Proc. DAC, pp.658-663, 2004.
4. [4] K. Agarwal, D. Sylvester, D. Blaauw, F. Liu, S. Nassif, and S. Vrudhula, “Variational delay metrics for interconnect timing analysis, ” Proc. DAC, pp.381-384, 2004.
5. [5] R. Brashear, N. Menezes, C. Oh, L. Pillage, and M. Mercer, “Predicting circuit performance using circuit-level statistical timing analysis, ” Proc. DATE, pp.332-337, 1994.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献