Affiliation:
1. Graduate School of Information Science, Nara Institute of Science and Technology
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference15 articles.
1. On-Chip Interconnection Architecture of the Tile Processor
2. [2] L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan, “Larrabee: A many-core x86 architecture for visual computing,” SIGGRAPH '08: ACM SIGGRAPH 2008 papers, pp.1-15, ACM, New York, NY, USA, 2008.
3. [3] B. De Sutter, P. Coene, T. Vander Aa, and B. Mei, “Placement-and-routing-based register allocation for coarse-grained reconfigurable arrays,” LCTES '08: Proc. 2008 ACM SIGPLAN-SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, pp.151-160, ACM, New York, NY, USA, 2008.
4. [4] T.G. Noll, T. von Sydow, B. Neumann, J.S. Schleifer, T. Coenen, and G. Kappen, Reconfigurable Components for Application-Specific Processor Architectures, pp.25-49, Springer Netherlands, 2010.
5. [5] S.C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R.R. Taylor, and R. Laufer, “PipeRench: A coprocessor for streaming multimedia acceleration,” International Symposium on Computer Architecture, pp.28-39, 1999.
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献