New CNTFET-Based Arithmetic Cells with Weighted Inputs for High Performance Energy Efficient Applications
Author:
Affiliation:
1. Science and Research Branch, IAU
2. Nanotechnology and Quantum Computing Lab., Shahid Beheshti University G.C.
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials
Link
https://www.jstage.jst.go.jp/article/transele/E96.C/7/E96.C_1019/_pdf
Reference25 articles.
1. [1] W. Weber, S.J. Prange, P. Thewes, E. Wohlrab, and A. Luck, “On the application of the neuron MOS transistor principle for modern VLSI design,” IEEE Trans. Electron Devices, vol.43, no.10, pp.1700-1708, 1996.
2. [2] C.H. Chang, J. Gu, and M. Zhang, “A review of 0.18-m full adder performances for tree structured arithmetic circuits,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.13, no.6, pp.686-695, 2005.
3. [3] T. Skotnicki, J.A. Hutchby, T.J. King, P. Wong, and F. Beouff, “The road to the end of CMOS scaling,” IEEE Circuits Devices Mag., vol.21, no.1, pp.16-26, 2005.
4. [4] C. Pacha, U. Auer, C. Burwick, P. Glsektter, A. Brennemann, W. Prost, F.J. Tegude, and K.F. Goser, “Threshold logic circuit design of parallel adders using resonant tunneling devices,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.8, no.5, pp.558-572, 2000.
5. [5] W. Porod, C. Lent, G.H. Bernstein, A.O. Orlov, I. Hamlani, G.L. Snider, and J.L. Merz, “Quantum-dot cellular automata: Computing with coupled quantum dots,” Int. J. Electron., pp.549-590, 1999.
Cited by 7 articles. 订阅此论文施引文献 订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A CNFET-based PVT-tolerant Hybrid Majority Logic 4:2 Compressor Design for High Speed Energy-Efficient Applications;Microprocessors and Microsystems;2021-01
2. High‐speed energy efficient process, voltage and temperature tolerant hybrid multi‐threshold 4:2 compressor design in CNFET technology;IET Circuits, Devices & Systems;2020-03-09
3. A CNFET-based hybrid multi-threshold 1-bit full adder design for energy efficient low power applications;International Journal of Electronics;2018-06-12
4. A low-power high-speed hybrid multi-threshold full adder design in CNFET technology;Journal of Computational Electronics;2018-04-21
5. A capacitive multi-threshold threshold gate design to reach a high-performance PVT-tolerant 4:2 compressor by carbon nanotube FETs;Analog Integrated Circuits and Signal Processing;2017-11-24
1.学者识别学者识别
2.学术分析学术分析
3.人才评估人才评估
"同舟云学术"是以全球学者为主线，采集、加工和组织学术论文而形成的新型学术文献查询和分析系统，可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容，当前同舟云学术共收录了国内外主流学术期刊6万余种，收集的期刊论文及会议论文总量共计约1.5亿篇，并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询！咨询电话：010-8811{复制后删除}0370
www.globalauthorid.com
TOP
Copyright © 2019-2024 北京同舟云网络信息技术有限公司 京公网安备11010802033243号 京ICP备18003416号-3