1. Benchmarking Nanotechnology for High-Performance and Low-Power Logic Transistor Applications
2. Logic Suitability of 50-nm $\hbox{In}_{0.7} \hbox{Ga}_{0.3}\hbox{As}$ HEMTs for Beyond-CMOS Applications
3. S. Datta, T. Ashley, J. Brask, L. Buckle, M. Doczy, M. Emeny, D. Hayes, K. Hilton, R. Jefferies, T. Martin, et al. , in IEDM Technical Digest, p. 763 (2005).
4. International Technology Roadmap for Semiconductors, in ITRS Winter Public Conference, Japan (2007).
5. R. Chau, S. Datta, and A. Majumdar , in Proceedings of the IEEE CSIC Digest, IEEE, p. 170 (2005).