Abstract
This paper describes historical efforts of replacing SiO2 by high-k dielectric, and an implementation of high-k/metal gate (HK/MG) gate stack into the product level of industry standard low power bulk technology and high performance silicon-on-insulator (SOI) complementary metal-oxide-semiconductor (CMOS) devices. HK/MG stack provides further device scaling in channel length and inversion thickness (Tinv), leading to enable contact gate pitch scaling. Mobility degradation with Tinv scaling and threshold voltage (Vt) variability due to random telegraph noise and random dopant fluctuations at 15nm node and beyond are discussed, followed by outlook of future generation CMOS devices.
Publisher
The Electrochemical Society
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献