1. Double patterning process with freezing technique;Wakamatsu,2009
2. Evaluation of double-patterning techniques for advanced logic nodes;Koay,2010
3. 32nm logic patterning options with immersion lithography;Lai,2008
4. Achieving overlay budgets for double patterning;Hazelton,2009
5. Scanner-dependent Optical Proximity Effects;Tyminski,2009