1. Plasma etching and integration challenges using alternative patterning techniques for 11nm node and beyond;Barnola,2014
2. Farrell, R. A., Hosler, E. R., Schmid, G. M., Xu, J., Preil, M. E., Rastogi, V., Mohanty, N., Kumar, K., Cicoria, M. J., et al., “Manufacturability considerations for DSA,” SPIE Proc., 90510Z (2014).
3. Towards electrical testable SOI devices using Directed Self-Assembly for fin formation;Liu,2014
4. Integration of an EUV metal layer: a 20/14nm demo;Higgins,2014
5. High speed EUV using post processing and self-aligned double patterning as a speed enhancement technique;Wandell,2014