Author:
Lee Honggoo,Lee Jongsu,Kim Sang Min,Lee Changhwan,Han Sangjun,Kim Myoungsoo,Kwon Wontaik,Park Sung-Ki,Vukkadala Pradeep,Awasthi Amartya,Kim J. H.,Veeraraghavan Sathish,Choi DongSub,Huang Kevin,Dighe Prasanna,Lee Cheouljung,Byeon Jungho,Dey Soham,Sinha Jaydeep
Reference10 articles.
1. Lithography Chapter, International Technology Roadmap for Semiconductors (ITRS), 2013, http://www.itrs.net/Links/2013ITRS/2013Chapters/2013Litho.pdf.
2. Litho process control via optimum metrology sampling while providing cycle time reduction and faster metrology-to-litho turn around time;Chen,2011
3. Monitoring process-induced overlay errors through high resolution wafer geometry measurements;Turner,2014
4. Characterization of wafer geometry and overlay error on silicon wafers with nonuniform stress
5. Interferometry for wafer dimensional metrology;Freischlad,2007
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献