Toward the 5nm technology: layout optimization and performance benchmark for logic/SRAMs using lateral and vertical GAA FETs-Reference-Cited by-同舟云学术

Toward the 5nm technology: layout optimization and performance benchmark for logic/SRAMs using lateral and vertical GAA FETs

Published:2016-03-16 Issue: Volume: Page:
ISSN:0277-786X
Container-title:SPIE Proceedings
language:
Short-container-title:

Author:

Huynh-Bao Trong,Ryckaert Julien,Sakhare Sushil,Mercha Abdelkarim,Verkest Diederik,Thean Aaron,Wambacq Piet

Publisher

SPIE

Reference12 articles.

1. Technology-design- manufacturing co-optimization for advanced mobile SoCs,;Yang,2014

2. Co-Optimization of Circuits, Layout and Lithography for Predictive Technology Scaling Beyond Gratings

3. Rethinking ASIC design with next generation lithography and process integration,;Vaidyanathan,2013

4. DTCO at N7 and beyond: patterning and electrical compromises and opportunities,;Ryckaert,2015

5. Circuit and process co-design with vertical gate-all-around nanowire FET technology to extend CMOS scaling for 5nm and beyond technologies,;Huynh Bao,2014

Cited by 16 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. TCAD Study on Strain Engineering in Vertical Channel Gate-all-around Transistor;2023 IEEE 15th International Conference on ASIC (ASICON);2023-10-24

2. Impact of Random Dipole Fluctuation-Induced Variation on Nanosheet Devices;IEEE Electron Device Letters;2023-10

3. Exploring the stacking of devices in a vertical nanowire to implement IC;2022 IEEE 22nd International Conference on Nanotechnology (NANO);2022-07-04

4. Advanced process and electron device technology;Tsinghua Science and Technology;2022-06

5. Monolithic 3D Semiconductor Footprint Scaling Exploration Based on VFET Standard Cell Layout Methodology, Design Flow, and EDA Platform;IEEE Access;2022