Author:
Kwiatkowski P.,Jachna Z.,Różyc K.,Kalisz J.
Reference6 articles.
1. A simple, precise, and low jitter delay/gate generator
2. A 10-ps resolution, process-insensitive timing generator IC
3. A 3-ns range, 8-ps resolution, timing generator LSI utilizing Si bipolar gate array
4. Precise delay generation using coupled oscillators
5. H.Y. Wu, C.C. Chen, C.P. Wu, and H.W. Tsao, in 2008 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT, Art. No. 4542456 (IEEE, Hsinchu, Taiwan, 23-25 April 2008), pp. 236–239.
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献