Author:
Sangeeth G.,Jayanthi D.,Kavitha K.,Ilanchezhian P.,Sam D. S. Shylu
Reference21 articles.
1. S. Lad and V. S. Bendre, “Design and Comparison of Multiplier using Vedic Sutras,” 2019 5th International Conference on Computing, Communication, Control and Automation (ICCUBEA), Pune, India, 2019, pp. 1–5
2. Balpande Vishwas V., Abhishek B. Pande, Meeta J. Walke, Bhavna D. Choudhari and Kiran R. Bagade. “Design and Implementation of 16 Bit Processor on FPGA.” (2015).
3. Design & verification of 16 bit RISC processor
4. Comparison of a 32-bit Vedic multiplier with a conventional binary multiplier
5. A High-Performance Multiply-Accumulate Unit by Integrating Additions and Accumulations Into Partial Product Reduction Process