Author:
Lad Shraddha,Bendre Varsha S.
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. COMPARATIVE ANALYSIS OF VEDIC MULTIPLIER USING VEDIC SUTRAS WITH EXISTING MULTIPLIERS IN BIOMEDICAL APPLICATION;Measurement: Sensors;2024-09
2. High Speed 64 Bit Vedic & Booth Multiplier Implementation Using FPGA;2024 3rd International Conference on Artificial Intelligence For Internet of Things (AIIoT);2024-05-03
3. Implementation of a 32-bit MAC unit in AISC flow using Vedic Multiplier and CSA;2024 International Conference on Intelligent and Innovative Technologies in Computing, Electrical and Electronics (IITCEE);2024-01-24
4. Efficient Design and Implementation of Matrix Multiplication;2023 1st International Conference on Circuits, Power and Intelligent Systems (CCPIS);2023-09-01
5. Low Power Performance Analysis of 16-Bit Vedic Math RISC Processor;2023 3rd Asian Conference on Innovation in Technology (ASIANCON);2023-08-25