1. High k Gate Dielectrics
2. “Smart” TDDB algorithm for investigating degradation in high-κ gate dielectric stacks under constant voltage stress
3. SiO[sub 2] interfacial layer as the origin of the breakdown of high-k dielectrics stacks
4. R. Degraeve, T. Kauerauf, M. Cho, M. Zahid, L.Å. Ragnarsson, D. P. Brunco, B. Kaczer, Ph. Roussel, S. De Gendt, and G. Groeseneken, Proceedings of the IEEE International Electron Device Meeting, (IEEE, Washington, 2005), p.408.
5. A. Berman, Proceedings of the International Reliability Physics Symposium, (IEEE, New York, 1981), p.204.