Abstract
AbstractIn this work, the measured electrical characteristics of a fully depleted silicon-on-insulator (FDSOI) device and fin-shaped field-effect transistor (FinFET), whose gate electrode is connected in series to the bottom electrode of a ferroelectric capacitor (FE-FDSOI/FE-FinFET), are experimentally studied. The hysteretic property in input transfer characteristic of those devices is desirable for memory device applications, so that the understanding and modulating the hysteresis window is a key knob in designing the devices. It is experimentally observed that the hysteresis window of FE-FDSOI/FE-FinFET is decreased with (i) increasing the area of the ferroelectric capacitor and/or (ii) decreasing the gate area of baseline FET. The way how to control the hysteresis window of FE-FDSOI/FE-FinFET is proposed and discussed in detail.
Funder
National Research Foundation of Korea
Ministry of Trade, Industry and Energy
Publisher
Springer Science and Business Media LLC
Subject
General Engineering,General Materials Science
Reference16 articles.
1. H. Mulaosmanovic, J. Ocker, S. Muller, U. Schroeder, J. Muller, P. Polakowski, S. Flachowsky, R.V. Bentum, T. Mikolajick, S. Slesazeck, ACS Appl. Mater. Interfaces 9, 3792–3798 (2017)
2. H.-S.P. Wong, S. Salahuddin, Nat. Nanotechnol. 10, 191–194 (2015)
3. Z. Wang, A.I. Khan, IEEE J. Explor. Solid State Computat. 5, 151–157 (2019)
4. A.J. Tan, K. Chatterjee, J. Zhou, D. Kwon, Y.-H. Liao, S. Cheema, C. Hu, S. Salahuddin, IEEE Electron Dev. Lett. 41, 240–243 (2020)
5. S. Yu, Y. Wu, R. Jeyasingh, D. Kunzum, H.-S.P. Wong, IEEE Trans. Elect. Dev. 58, 2729–2737 (2011)
Cited by
20 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献