1. Sub-10 nm patterning using EUV interference lithography
2. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm
3. G. Bae , D.-I.Bae , M.Kang , S.Hwang , S.Kim , B.Seo , T.Kwon , T.Lee , C.Moon and Y.Choi , Technical Digest-International Electron Devices Metting, IEDM , Institute of Electrical and Electronics Engineers Inc. , 2018 , pp. 28.7.1–28.7.4