Publisher
Springer Science and Business Media LLC
Reference45 articles.
1. Radosavljevic, M. & Kavalieros, J. 3D-stacked CMOS takes Moore’s law to new heights. IEEE Spectrum https://spectrum.ieee.org/3d-cmos (2022).
2. Akinwande, D. et al. Graphene and two-dimensional materials for silicon technology. Nature 573, 507–518 (2019).
3. Ingerly, D. B. et al. Foveros: 3D integration and the use of face-to-face chip stacking for logic devices. In 2019 IEEE International Electron Devices Meeting (IEDM) 19.6.1–19.6.4 (IEEE, 2019).
4. Yu, D. TSMC packaging technologies for chiplets and 3D. In Proc. 2021 IEEE Hot Chips Vol. 33, 1–47 (TMSC, 2021).
5. Agarwal, R. et al. 3D packaging for heterogeneous integration. In 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC) 1103–1107 (IEEE, 2022).
Cited by
44 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献