1. Theis, T. N. & Wong, H. P. The end of Moore’s Law: a new beginning for information technology. Comput. Sci. Eng. 19, 41–50 (2017). A comprehensive overview of device miniaturization and computing systems, and the developing opportunities at the process, device and architecture levels to advance computing and information technology.
2. Dennard, R. H., Gaensslen, F. H., Rideout, V. L., Bassous, E. & LeBlanc, A. R. Design of ion-implanted MOSFET’s with very small physical dimensions. IEEE J. Solid-State Circuits 9, 256–268 (1974).
3. Taur, Y., Wann, C. H. & Frank, D. J. 25nm CMOS design considerations. In Proc. IEEE International Electron Devices Meeting (IEDM) 789–792 (IEEE, 1998).
4. Thompson, S. et al. A 90 nm logic technology featuring 50nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 μm2 SRAM cell. In Proc. 2002 IEEE International Electron Devices Meeting (IEDM) 61–64 (IEEE, 2002).
5. Mistry, K. et al. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry pattering, and 100% Pb-free packaging. In Proc. 2007 IEEE International Electron Devices Meeting (IEDM) 247–250 (IEEE, 2007).