Author:
Masuda Takashi,Tatsuda Narihito,Yano Kazuhisa,Shimoda Tatsuya
Publisher
Springer Science and Business Media LLC
Reference23 articles.
1. Gargini, P. ITRC-Past, Present and Future. Executive report in International Technology Roadmap for Semiconductors 2.0. Stanford University (February, 26–27, 2015).
2. Topol, A. W. et al. Three-dimensional integrated circuits. IBM J. Res. Develop. 50, 491–506 (2006).
3. Kang, D. et al. 256Gb 3b/Cell V-NAND flash memory with 48 stacked WL layers. in International Solid-State Circuits Conference (ISSCC): Session 7 Nonvolatile memory solution, San Francisco, doi: 10.1109/ISSCC.2016.7417941 (January 31–February 4, 2016).
4. Tanaka, T. et al. A 768Gb 3b/cell 3D-Floating-gate NAND flash memory. in International Solid-State Circuits Conference (ISSCC): Session 7 Nonvolatile memory solution, San Francisco, doi: 10.1109/ISSCC.2016.7417947 (January 31–February 4, 2016).
5. Roxhed, N., Griss, R. & Stemme, G. A method for tapered deep reactive ion etching using a modified Bosch process. J. Micromech. Microeng. 17, 1087–1092 (2007).
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献