Author:
Park Jae Hyo,Kim Hyung Yoon,Jang Gil Su,Seok Ki Hwan,Chae Hee Jae,Lee Sol Kyu,Kiaee Zohreh,Joo Seung Ki
Abstract
Abstract
The development of ferroelectric random-access memory (FeRAM) technology with control of grain boundaries would result in a breakthrough for new nonvolatile memory devices. The excellent piezoelectric and electrical properties of bulk ferroelectrics are degraded when the ferroelectric is processed into thin films because the grain boundaries then form randomly. Controlling the nature of nucleation and growth are the keys to achieving a good crystalline thin-film. However, the sought after high-quality ferroelectric thin-film has so far been thought to be impossible to make, and research has been restricted to atomic-layer deposition which is extremely expensive and has poor reproducibility. Here we demonstrate a novel epitaxial-like growth technique to achieve extremely uniform and large rectangular-shaped grains in thin-film ferroelectrics by dividing the nucleation and growth phases. With this technique, it is possible to achieve 100-μm large uniform grains, even made available on Si, which is large enough to fabricate a field-effect transistor in each grain. The electrical and reliability test results, including endurance and retention test results, were superior to other FeRAMs reported so far and thus the results presented here constitute the first step toward the development of FeRAM using epitaxial-like ferroelectric thin-films.
Publisher
Springer Science and Business Media LLC
Reference62 articles.
1. White, M. H., Adams, D. A. & Bu, J. On the go with SONOS. IEEE Circuits Dev. 16, 22–31 (2000).
2. Eitan, B. et al. NROM: A novel localized trapping, 2-bit nonvolatile memory cell. IEEE Electron Device Lett. 21, 543–545 (2000).
3. Kim, K. & Park, D. The future outlook of memory devices. In Proc. 37th Eur. Solid State Device Res. Conf., DE. Munich; IEEE. (10.1109/ESSCIRC.2007.4430247) (2007, Sep. 11-17).
4. Andrew J. Walker, Sub-50-nm dual-gate thin-film transistors for monolithic 3-D flash. IEEE Trans. Electron Devices 56, 2703–2710 (2009).
5. Lee, Y. K. et al. Multilevel vertical-channel SONOS nonvolatile memory on SOI. IEEE Electron Device Lett. 23, 664–666 (2002).
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献