1. 5. Park D G. , Cha T H. , Lim K Y. , Jang S A. , Suh YS. , Misra V. , Yeo I S. , Roh J S. , Park J. W. and Yoon H K. , 2001 IEDM Tech. Digest, 671–674 (2001).
2. 4. Suh Y S. , Heuss G. , Zhong H. , Hong S N. and Misra V. , 2001 VLSI Tech. Digest, 47–48 (2001).
3. 1For example, Gusev E. P. , et al., 2001 IEDM Tech. Digest, 451–454 (2001) and references therein.
4. 2. Cheng B. , Maiti B. , Samavedam S. B. , Grant J. , Taylor B. , Tobin P. , and Mogab J. , 2001 IEEE Intl. SOI Symp. Proc., 91–92 (2001).
5. Impact of gate workfunction on device performance at the 50 nm technology node