1. [47] Licata T. , Okazaki M. , Ronay M. , Landers W. , Ohiwa T. , Poetzlberger H. , Aochi H. , Dobuzinsky D. , Filippi R. , Restaino D. , Knorr D. , and Ryan J. , Proceedings of VLSI Multilevel Interconnection Conference, 1995, p.596.
2. [21] Joshi R. V. and Tejwani M. , Technical Digest of International Electron Devices Meeting 1995, p. 257.
3. [39] Hayashi Y. , Onodera T. , Nakajima T. , Kikuta K. , Tsuchiya Y. , Kawahara J. , Takahashi S. , Ueno K. , and Chikaki S. , Symposium on VLSI Technology Digest of Technical Papers 1996, p. 88.
4. Dry Etching Technique for Subquarter‐Micron Copper Interconnects