Demonstration of 10 nm Ferroelectric Al0.7Sc0.3N-Based Capacitors for Enabling Selector-Free Memory Array
-
Published:2024-01-27
Issue:3
Volume:17
Page:627
-
ISSN:1996-1944
-
Container-title:Materials
-
language:en
-
Short-container-title:Materials
Author:
Chen Li1, Liu Chen1, Lee Hock Koon1, Varghese Binni1, Ip Ronald Wing Fai1, Li Minghua1, Quek Zhan Jiang1, Hong Yan1, Wang Weijie1, Song Wendong1, Lin Huamao1, Zhu Yao1
Affiliation:
1. Institute of Microelectronics, Agency for Science, Technology and Research (A*STAR), Singapore 138634, Singapore
Abstract
In this work, 10 nm scandium-doped aluminum nitride (AlScN) capacitors are demonstrated for the construction of the selector-free memory array application. The 10 nm Al0.7Sc0.3N film deposited on an 8-inch silicon wafer with sputtering technology exhibits a large remnant polarization exceeding 100 µC/cm2 and a tight distribution of the coercive field, which is characterized by the positive-up-negative-down (PUND) method. As a result, the devices with lateral dimension of only 1.5 μm show a large memory window of over 250% and a low power consumption of ~40 pJ while maintaining a low disturbance rate of <2%. Additionally, the devices demonstrate stable multistate memory characteristics with a dedicated operation scheme. The back-end-of-line (BEOL)-compatible fabrication process, along with all these device performances, shows the potential of AlScN-based capacitors for the implementation of the high-density selector-free memory array.
Funder
Science and Engineering Research Council of A*STAR
Reference36 articles.
1. FeRAM Technology for High Density Applications;Mikolajick;Microelectron. Reliab.,2001 2. Francois, T., Grenouillet, L., Coignus, J., Blaise, P., Carabasse, C., Vaxelaire, N., Magis, T., Aussenac, F., Loup, V., and Pellissier, C. (2019, January 7–11). Demonstration of BEOL-compatible Ferroelectric Hf0.5Zr0.5O2 Scaled FeRAM Co-integrated with 130nm CMOS for Embedded NVM Applications. Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA. 3. Okuno, J., Kunihiro, T., Konishi, K., Maemura, H., Shuto, Y., Sugaya, F., Materano, M., Ali, T., Kuehnel, K., and Seidel, K. (2020, January 16–19). SoC Compatible 1T1C FeRAM Memory Array Based on Ferroelectric Hf0.5Zr0.5O2. Proceedings of the 2020 IEEE Symposium on VLSI Technology, Honolulu, HI, USA. 4. Francois, T., Coignus, J., Makosiej, A., Giraud, B., Carabasse, C., Barbot, J., Martin, S., Castellani, N., Magis, T., and Grampeix, H. (2021, January 11–16). 16kbit HfO2:Si-based 1T-1C FeRAM arrays demonstrating high performance operation and solder reflow compatibility. Proceedings of the 2021 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA. 5. Chen, W. (2019, January 12–15). Selector-Free cross-point memory architecture based on ferroelectric MFM capacitors. Proceedings of the 2019 IEEE 11th International Memory Workshop (IMW), Monterey, CA, USA.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
|
|