1. On-chip ESD protection design for integrated circuits: An overview for IC designers;Wang;Microelectron. J.,2001
2. Rountree, R.N., Duvvury, C., and Maki, T. (1988, January 4–8). A process-tolerant input protection circuit for advanced CMOS process. Proceedings of the EOS/ESD Symposium Proceedings, Reno, NV, USA.
3. Rountree, R.N. (1988, January 11–14). ESD protection for submicron CMOS circuits-issues and solutions. Proceedings of the Technical Digest., International Electron Devices Meeting, San Francisco, CA, USA.
4. Chatterjee, A., and Polgreen, T. (1990, January 4–7). A low-voltage triggering SCR for on-chip ESD protection at output and input pads. Proceedings of the IEEE Electron Device Papers, Honololu, HI, USA.
5. Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits;Ker;IEEE Trans. Device Mater. Reliab.,2005