1. Amerasekera, A., and Duvvury, C. (2002). ESD in Silicon Integrated Circuits, John Wiley & Sons.
2. Semenov, O., Sarbishaei, H., and Sachdev, M. (2008). ESD Protection Device and Circuit Design for Advanced CMOS Technologies, Springer.
3. Li, J., Chatty, K., Gauthier, R., Mishra, R., and Russ, C. (September, January 30). Technology scaling of advanced bulk CMOS on-chip ESD protection down to the 32 nm node. Proceedings of the 2009 31st EOS/ESD Symposium, Anaheim, CA, USA.
4. (2017). Human Body Model (HBM)—Component Level (Standard No. ANSI/ESDA/JEDEC JS-001-2017).
5. (2008). EMC—Part 4-2: Testing and Measurement Techniques—Electrostatic Discharge Immunity Test (Standard No. IEC 6100-4-2 Standard).