Two novel low power and very high speed pulse triggered flip-flops-Reference-Cited by-同舟云学术

Two novel low power and very high speed pulse triggered flip-flops

Published:2014-11-25 Issue:12 Volume:43 Page:1925-1934
ISSN:0098-9886
Container-title:International Journal of Circuit Theory and Applications
language:en
Short-container-title:Int. J. Circ. Theor. Appl.

Author:

Razmdideh Ramin¹,Saneei Mohsen²

Affiliation:

1. Graduate University of Advanced Technology; Kerman Iran

2. Shahid Bahonar University of Kerman; Kerman Iran

Publisher

Wiley

Subject

Applied Mathematics,Electrical and Electronic Engineering,Computer Science Applications,Electronic, Optical and Magnetic Materials

Link

http://onlinelibrary.wiley.com/wol1/doi/10.1002/cta.2048/fullpdf

Reference19 articles.

1. A low power static dual edge-triggered flip-flop using an output-controlled discharge configuration;Phyu;International Symposium on Circuits and Systems,2005

2. Pre-capturing static pulsed flip-flops;Ghadiri;International Symposium on Circuits and Systems,2005

3. Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops;Phyu;IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2011

4. Activity-Sensitive flip-flop and latch selection for reduced energy;Heo;IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2007

5. Energy-efficient adaptive clocking dual edge sense-amplifier flip-flop;Liu;International Symposium on Circuits and Systems,2006

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design and Analysis of Low-Power and Area-Efficient Master-Slave Flip-Flop;IETE Journal of Research;2024-05-21

2. Design and Analysis of 18T Master-Slave Flip-Flop Circuit;2023 12th International Conference on System Modeling & Advancement in Research Trends (SMART);2023-12-22

3. Optimization of Power and Delay in VLSI Circuits using Hybrid Flip-Flop Circuit;2023 3rd International conference on Artificial Intelligence and Signal Processing (AISP);2023-03-18

4. Static Single Phase Contention Pulsed Latch for Low Voltage Operation;VLSI, Communication and Signal Processing;2023

5. Design of Low Power N-Bridge Master and P-Bridge Slave Topologically Arranged Flip-Flop;2022 International Conference on Smart Generation Computing, Communication and Networking (SMART GENCON);2022-12-23