Silicon‐on‐insulator MOSFETs models in analog/RF domain-Reference-Cited by-同舟云学术

Silicon‐on‐insulator MOSFETs models in analog/RF domain

Published:2013-11-28 Issue:5-6 Volume:27 Page:707-735
ISSN:0894-3370
Container-title:International Journal of Numerical Modelling: Electronic Networks, Devices and Fields
language:en
Short-container-title:Int. J. Numer. Model.

Author:

Raskin Jean‐Pierre¹

Affiliation:

1. Institute of Information and Communication Technologies, Electronics and Applied Mathematics (ICTEAM) Université catholique de Louvain (UCL) Place du Levant, 3, Maxwell Building B‐1348 Louvain‐la‐Neuve Belgium

Publisher

Wiley

Subject

Electrical and Electronic Engineering,Computer Science Applications,Modelling and Simulation

Link

https://onlinelibrary.wiley.com/doi/pdf/10.1002/jnm.1950

Reference131 articles.

1. Cramming more components onto integrated circuits;Moore;Electronics,1965

2. Design of ion-implanted MOSFET's with very small physical dimensions;Dennard;IEEE J Solid State Circ,1974

3. W-band high efficiency InP-based power HEMT with 600 GHz fmax;Smith;IEEE Microw Guid Wave Lett,1995

4. Submicron scaling of HBTs;Rodwell;IEEE Trans Electron Dev,2001

5. Lai R Mei XB Deal WR Yoshida W Kim YM Liu PH Lee J Uyeda J Radisic V Lange M Gaier T Samoska L Fung A Sub 50 nm InP HEMT device with Fmax greater than 1 THz IEEE International Electron Devices Meeting - IEDM 2007 2007 609 611

Cited by 14 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Comprehensive characterization of a high‐performance double heterojunction InGaAs pHEMT for linear power‐efficient amplifiers applications;International Journal of Numerical Modelling: Electronic Networks, Devices and Fields;2024-07

2. Material considerations for the design of 2D/3D hot electron transistors;APL Materials;2021-08-01

3. Strained Silicon-on-Insulator Platform for Cointegration of Logic and RF—Part I: Implant-Induced Strain Relaxation;IEEE Transactions on Electron Devices;2021-04

4. Impact of gate to source/drain alignment on the static and RF performance of junctionless Si nanowire n-MOSFETs;Solid-State Electronics;2020-07

5. Enabling UTBB Strained SOI Platform for Co-Integration of Logic and RF: Implant-Induced Strain Relaxation and Comb-Like Device Architecture;2020 IEEE Symposium on VLSI Technology;2020-06