Author:
Lu Jianchao,Mao Xiaomi,Taskin Baris
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Cross-Mesh Clock Network Synthesis;Electronics;2023-08-11
2. Analysis of power in logic circuits using various clock-gating techniques;INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES AND APPLICATIONS (ICSTA 2022);2023
3. Synthesis and exploration of clock spines;IET Computers & Digital Techniques;2018-07-10
4. Clock Design and Synthesis;Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology;2016-04-14
5. Non-Uniform Clock Mesh Synthesis with Clock Gating and Register Clustering;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2016