What Your DRAM Power Models Are Not Telling You

Author:

Ghose Saugata1,Yaglikçi Abdullah Giray2,Gupta Raghav1,Lee Donghyuk3,Kudrolli Kais1,Liu William X.1,Hassan Hasan4,Chang Kevin K.1,Chatterjee Niladrish3,Agrawal Aditya5,O'Connor Mike6,Mutlu Onur7

Affiliation:

1. Carnegie Mellon University, Pittsburgh, PA, USA

2. ETH Zürich / Carnegie Mellon University, Pittsburgh, PA, USA

3. NVIDIA, Austin, TX, USA

4. ETH Zürich, Zurich, Switzerland

5. NVIDIA, Santa Clara, CA, USA

6. NVIDIA / University of Texas at Austin, Austin, TX, USA

7. ETH Zürich / Carnegie Mellon University, Zurich, Switzerland

Abstract

Main memory (DRAM) consumes as much as half of the total system power in a computer today, due to the increasing demand for memory capacity and bandwidth. There is a growing need to understand and analyze DRAM power consumption, which can be used to research new DRAM architectures and systems that consume less power. A major obstacle against such research is the lack of detailed and accurate information on the power consumption behavior of modern DRAM devices. Researchers have long relied on DRAM power models that are predominantly based off of a set of standardized current measurements provided by DRAM vendors, called IDD values. Unfortunately, we find that state-of-the-art DRAM power models are often highly inaccurate, as these models do not reflect the actual power consumed by real DRAM devices. To build an accurate model and provide insights into DRAM power consumption, we perform the first comprehensive experimental characterization of the power consumed by modern real-world DRAM modules. Our extensive characterization of 50 DDR3L DRAM modules from three major vendors yields four key new observations about DRAM power consumption that prior models cannot capture: (1) across all IDD values that we measure, the current consumed by real DRAM modules varies significantly from the current specified by the vendors; (2) DRAM power consumption strongly depends on the data value that is read or written; (3) there is significant structural variation, where the same banks and rows across multiple DRAM modules from the same model consume more power than other banks or rows; and (4) over successive process technology generations, DRAM power consumption has not decreased by as much as vendor specifications have indicated. Because state-of-the-art DRAM power models do not account for any of these four key characteristics, they are highly inaccurate compared to the actual, measured power consumption of 50 real DDR3L modules. Based on our detailed analysis and characterization data, we develop the Variation-Aware model of Memory Power Informed by Real Experiments (VAMPIRE). VAMPIRE is a new, accurate power consumption model for DRAM that takes into account (1) module-to-module and intra-module variations, and (2) power consumption variation due to data value dependency. We show that VAMPIRE has a mean absolute percentage error of only 6.8% compared to actual measured DRAM power. VAMPIRE enables a wide range of studies that were not possible using prior DRAM power models. As an example, we use VAMPIRE to evaluate the energy efficiency of three different encodings that can be used to store data in DRAM. We find that a new power-aware data encoding mechanism can reduce total DRAM energy consumption by an average of 12.2%, across a wide range of applications. We have open-sourced both VAMPIRE and our extensive raw data collected during our experimental characterization.

Funder

U.S. Department of Energy

Semiconductor Research Corporation

National Science Foundation

Publisher

Association for Computing Machinery (ACM)

Subject

Computer Networks and Communications,Hardware and Architecture,Safety, Risk, Reliability and Quality,Computer Science (miscellaneous)

Cited by 69 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Revisiting row hammer: A deep dive into understanding and resolving the issue;Microelectronics Reliability;2024-09

2. Active and passive salt diapirs: a numerical study;Geophysical Journal International;2024-08-06

3. PIM GPT a hybrid process in memory accelerator for autoregressive transformers;npj Unconventional Computing;2024-07-25

4. On the practical aspects of machine learning based active power loss forecasting in transmission networks;IET Generation, Transmission & Distribution;2024-06-24

5. A Comparative Study on Simulation Frameworks for AI Accelerator Evaluation;2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2024-05-27

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3