Affiliation:
1. University of Connecticut
2. University of Florida
Abstract
With the advent of globalization in the semiconductor industry, it is necessary to prevent unauthorized usage of third-party IPs (3PIPs), cloning and unwanted modification of 3PIPs, and unauthorized production of ICs. Due to the increasing complexity of ICs, system-on-chip (SoC) designers use various 3PIPs in their design to reduce time-to-market and development costs, which creates a trust issue between the SoC designer and the IP owners. In addition, as the ICs are fabricated around the globe, the SoC designers give fabrication contracts to offshore foundries to manufacture ICs and have little control over the fabrication process, including the total number of chips fabricated. Similarly, the 3PIP owners lack control over the number of fabricated chips and/or the usage of their IPs in an SoC. Existing research only partially addresses the problems of IP piracy and IC overproduction, and to the best of our knowledge, there is no work that considers IP overuse. In this article, we present a comprehensive solution for preventing IP piracy and IC overproduction by assuring forward trust between all entities involved in the SoC design and fabrication process. We propose a novel design flow to prevent IC overproduction and IP overuse. We use an existing logic encryption technique to obfuscate the netlist of an SoC or a 3PIP and propose a modification to enable manufacturing tests before the activation of chips which is absolutely necessary to prevent overproduction. We have used asymmetric and symmetric key encryption, in a fashion similar to Pretty Good Privacy (PGP), to transfer keys from the SoC designer or 3PIP owners to the chips. In addition, we also propose to attach an IP digest (a cryptographic hash of the entire IP) to the header of an IP to prevent modification of the IP by the SoC designers. We have shown that our approach is resistant to various attacks with the cost of minimal area overhead.
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference53 articles.
1. Preventing IC Piracy Using Reconfigurable Logic Barriers
2. M. Bushnell and Vishwani Agrawal. 2000. Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits. Springer. M. Bushnell and Vishwani Agrawal. 2000. Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits. Springer.
3. IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores
Cited by
49 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Supply Chain Security;The Palgrave Handbook of Supply Chain Management;2024
2. A Modular Blockchain Framework for Enabling Supply Chain Provenance;2023 IEEE Physical Assurance and Inspection of Electronics (PAINE);2023-10-24
3. Complexity Analysis of the SAT Attack on Logic Locking;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-10
4. Enabling Security of Heterogeneous Integration: From Supply Chain to In-Field Operations;IEEE Design & Test;2023-10
5. Infrastructure Supporting Logic Locking;Understanding Logic Locking;2023-09-23