1. Y.M. Alkabani, F. Koushanfar, Active hardware metering for intellectual property protection and security, in 16th USENIX Security Symposium (USENIX Security 07) (USENIX Association, Boston, MA, 2007). https://www.usenix.org/conference/16th-usenix-security-symposium/active-hardware-metering-intellectual-property-protection
2. S. Amir, B. Shakya, D. Forte, M. Tehranipoor, S. Bhunia, Comparative analysis of hardware obfuscation for IP protection, in Proceedings of the on Great Lakes Symposium on VLSI 2017, GLSVLSI ’17 (Association for Computing Machinery, New York, 2017), S. 363–368. https://doi.org/10.1145/3060403.3060495
3. L. Azriel, R. Ginosar, A. Mendelson, Sok: an overview of algorithmic methods in IC reverse engineering, in Proceedings of the 3rd ACM Workshop on Attacks and Solutions in Hardware Security Workshop, ASHES’19 (Association for Computing Machinery, New York, 2019), S. 65–74. https://doi.org/10.1145/3338508.3359575
4. P. Ba, S. Dupuis, M. Palanichamy, M. Flottes, G. Di Natale, B. Rouzeyre, Hardware trust through layout filling: a hardware Trojan prevention technique, in 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2016), S. 254–259. https://doi.org/10.1109/ISVLSI.2016.22
5. J. Baehr, A. Bernardini, G. Sigl, U. Schlichtmann, Machine learning and structural characteristics for reverse engineering, in Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC ’19 (Association for Computing Machinery, New York, 2019), S. 96–103. https://doi.org/10.1145/3287624.3288740