Affiliation:
1. Purdue University, Northwestern Ave., West Lafayette, IN
2. Intel Corporation, Hillsboro, OR
Abstract
As part of a yield improvement process, fail data is collected from faulty units. Several approaches exist for reducing the tester time and the volume of fail data that needs to be collected based on the observation that a subset of the fail data is sufficient for accurate defect diagnosis. This article addresses the volume of fail data by considering the test set that is used for collecting fail data. It observes that certain faults from a set of target faults produce significantly larger numbers of faulty output values (and therefore significantly larger volumes of fail data) than other faults under a given test set. Based on this observation, it describes a procedure for modifying the test set to reduce the maximum number of faulty output values that a target fault produces. When defects are considered in a simulation experiment, and a defect diagnosis procedure is applied to the fail data that they produce, two effects are observed: the maximum and average numbers of faulty output values per defect are reduced significantly with the modified test set, and the quality of diagnosis is similar or even improved with the modified test set.
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Translating Test Responses to Images for Test-termination Prediction via Multiple Machine Learning Strategies;ACM Transactions on Design Automation of Electronic Systems;2024-08-13
2. Dummy Faulty Units for Reduced Fail Data Volume From Logic Faults;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2023-11
3. CNN-based Data-Model Co-Design for Efficient Test-termination Prediction;2022 IEEE European Test Symposium (ETS);2022-05-23
4. Partially-Specified Output Response for Reduced Fail Data Volume;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2022
5. Logic Diagnosis with Hybrid Fail Data;ACM Transactions on Design Automation of Electronic Systems;2021-05-31